



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/710,826	08/05/2004	Stephen W. Bedell	FIS920040069	4825
32074	7590	10/31/2005	EXAMINER	
INTERNATIONAL BUSINESS MACHINES CORPORATION DEPT. 18G BLDG. 300-482 2070 ROUTE 52 HOPEWELL JUNCTION, NY 12533			DOTY, HEATHER ANNE	
		ART UNIT	PAPER NUMBER	
		2813		

DATE MAILED: 10/31/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	10/710,826	BEDELL ET AL.	
	<b>Examiner</b>	<b>Art Unit</b>	
	Heather A. Doty	2813	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) Responsive to communication(s) filed on 05 August 2004.
- 2a) This action is **FINAL**.                    2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) Claim(s) \_\_\_\_\_ is/are allowed.
- 6) Claim(s) 1-20 is/are rejected.
- 7) Claim(s) \_\_\_\_\_ is/are objected to.
- 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on 05 August 2004 is/are: a) accepted or b) objected to by the Examiner.  
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) All    b) Some \* c) None of:  
 1. Certified copies of the priority documents have been received.  
 2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- 1) Notice of References Cited (PTO-892)
- 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
 Paper No(s)/Mail Date 8/5/04.
- 4) Interview Summary (PTO-413)  
 Paper No(s)/Mail Date. \_\_\_\_\_.
- 5) Notice of Informal Patent Application (PTO-152)
- 6) Other: \_\_\_\_\_.

**DETAILED ACTION**

***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless – (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1, 3, 8-11, 13-16, and 19 are rejected under 35 U.S.C. 102(b) as being anticipated by Churchill et al. (*Optical etalon effects and electronic structure in silicon-germanium 4 monolayer: 4 monolayer strained layer superlattices*, Semicond. Sci. Technol. **6** (1991) 18-26).

Regarding claim 1, Churchill et al. teaches a method of forming a SiGe layer on a substrate, the method comprising the steps of:

depositing a first layer of one of Si and Ge in a first depositing step (abstract; p. 2, section 2.1);

depositing a second layer of the other of Si and Ge on the first layer in a second depositing step (abstract; p. 2, section 2.1); and

repeating said first depositing step and said second depositing step so as to form a combined SiGe layer having a plurality of Si layers and a plurality of Ge layers, wherein respective thicknesses of the Si layers and Ge layers are in accordance with a desired composition ratio of the combined SiGe layer (p. 18, second paragraph discloses the desired composition ratio given by 4:4 monolayers Si: monolayers Ge), and the combined SiGe layer is characterized as a digital alloy of Si and Ge having a thermal conductivity greater than that of a random alloy of Si and Ge (paragraph 0022).

Art Unit: 2813

of the instant specification discloses that a superlattice of alternating Si and Ge layers, wherein each layer contains only one element, such as the one taught in Churchill et al., has a thermal conductivity greater than that of a random allow of Si and Ge).

Regarding claim 3, Churchill et al. teaches the method according to claim 1, and further teaches the step of depositing a Si layer on the combined SiGe layer, wherein the combined SiGe layer is further characterized as a relaxed SiGe layer, and said Si layer is a strained Si layer (p. 19, lines 1-3 of section 2.1; paragraph 0025 of the instant specification discloses that in a digital alloy multilayer of Si and Ge, such as the one taught by Churchill et al., the individual Si and Ge layers will have stress due to the lattice mismatch with the layer below, but the combined layer has effectively zero stress, and a Si layer grown on top of the combined layer will be strained).

Regarding claim 8, Churchill et al. teaches a method of fabricating a semiconductor device, comprising the steps of:

forming a layer of a digital alloy of SiGe on a substrate; and

forming a Si layer on the digital alloy of SiGe, wherein the digital alloy of SiGe has a thermal conductivity greater than that of a random alloy of Si and Ge (abstract; p. 2, section 2.1; paragraph 0022 of the instant specification discloses that a superlattice of alternating Si and Ge layers, wherein each layer contains only one element, such as the one taught in Churchill et al., has a thermal conductivity greater than that of a random allow of Si and Ge).

Regarding claim 9, Churchill et al. teaches a method according to claim 8, wherein the digital alloy layer is characterized as a relaxed SiGe layer, and said Si layer

is a strained Si layer (paragraph 0025 of the instant specification discloses that in a digital alloy multilayer of Si and Ge, such as the one taught by Churchill et al., the individual Si and Ge layers will have stress due to the lattice mismatch with the layer below, but the combined layer has effectively zero stress, and a Si layer grown on top of the combined layer will be strained).

Regarding claim 10, Churchill et al. teaches the method according to claim 8, wherein the digital alloy layer includes a plurality of alternating sublayers of Si and Ge (pg. 19, section 2.1—basic Si/Ge element was repeated 19 times).

Regarding claim 11, Churchill et al. teaches the method according to claim 10, wherein the sublayers are formed with thicknesses in accordance with a desired composition ratio of the digital alloy of SiGe (p. 18, second paragraph discloses the desired composition ratio given by 4:4 monolayers Si: monolayers Ge).

Regarding claim 13, Churchill et al. teaches a semiconductor device comprising a layer of a digital alloy of SiGe on a substrate; and a Si layer on the digital alloy of SiGe (abstract; pp. 19-20, section 2.1), wherein the digital alloy of SiGe has a thermal conductivity greater than that of a random alloy of Si and Ge (paragraph 0022 of the instant specification discloses that a superlattice of alternating Si and Ge layers, wherein each layer contains only one element, like the one taught in Churchill et al., has a thermal conductivity greater than that of a random allow of Si and Ge).

Regarding claim 14, Churchill et al. teaches a device according to claim 13, wherein the digital alloy layer is characterized as a relaxed SiGe layer, and said Si layer is a strained Si layer (paragraph 0025 of the instant specification discloses that in a

digital alloy multilayer of Si and Ge, such as the one taught by Churchill et al., the individual Si and Ge layers will have stress due to the lattice mismatch with the layer below, but the combined layer has effectively zero stress, and a Si layer grown on top of the combined layer will be strained).

Regarding claim 15, Churchill et al. teaches the device according to claim 13, wherein the digital layer includes a plurality of alternating sublayers of Si and Ge (pg. 19, section 2.1—basic Si/Ge element was repeated 19 times).

Regarding claim 16, Churchill et al. teaches the device according to claim 15, wherein the sublayers are formed with thicknesses in accordance with a desired composition ratio of the digital alloy of Si Ge (p. 18, second paragraph discloses the desired composition ratio given by 4:4 monolayers Si: monolayers Ge).

Regarding claim 19, Churchill et al. teaches the device according to claim 15, wherein a sublayer of Si is disposed on the substrate (p. 19, section 2.1).

Claims 1 and 6 are rejected under 35 U.S.C. 102(b) as being anticipated by Presting et al. (U.S. 6,043,517).

Regarding claim 1, Presting et al. teaches a method of forming a SiGe layer on a substrate, the method comprising the steps of:

depositing a first layer of one of Si and Ge in a first depositing step;

depositing a second layer of the other of Si and Ge on the first layer in a second depositing step; and

repeating said first depositing step and said second depositing step so as to form a combined SiGe layer having a plurality of Si layers and a plurality of Ge layers

(column 2, lines 11-19; 3 in Fig. 1), wherein respective thicknesses of the Si layers and Ge layers are in accordance with a desired composition ratio of the combined SiGe layer (column 3, lines 40-46), and the combined SiGe layer is characterized as a digital alloy of Si and Ge having a thermal conductivity greater than that of a random alloy of Si and Ge (paragraph 0022 of the instant specification discloses that a superlattice of alternating Si and Ge layers, wherein each layer contains only one element of Si or Ge, such as the one taught in Presting et al., has a thermal conductivity greater than that of a random alloy of Si and Ge).

Regarding claim 6, Presting et al. teaches the method according to claim 1, wherein the substrate has an upper layer, and further comprising the step of polishing said upper layer to reduce the thickness thereof, before said depositing step (column 2, line 64 – column 3, line 3—both surfaces of the substrate are polished, and therefore are be thinned).

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless – (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-3, 8-11, 13-16, 18, and 19 are rejected under 35 U.S.C. 102(e) as being anticipated by Werner et al. (U.S. 2004/0140531).

Regarding claim 1, Werner et al. teaches a method of forming a SiGe layer on a substrate, the method comprising the steps of:

depositing a first layer of one of Si and Ge in a first depositing step (paragraph 0049);

depositing a second layer of the other of Si and Ge on the first layer in a second depositing step (paragraph 0049); and

repeating said first depositing step and said second depositing step so as to form a combined SiGe layer having a plurality of Si layers and a plurality of Ge layers (**14** in Fig. 3), wherein respective thicknesses of the Si layers and Ge layers are in accordance with a desired composition ratio of the combined SiGe layer (paragraphs 0015 and 0018), and the combined SiGe layer is characterized as a digital alloy of Si and Ge having a thermal conductivity greater than that of a random alloy of Si and Ge (paragraph 0022 of the instant specification discloses that a superlattice of alternating Si and Ge layers, wherein each layer contains only one element of Si or Ge, such as the one taught in Werner et al., has a thermal conductivity greater than that of a random alloy of Si and Ge).

Regarding claim 2, Werner et al. teaches the method according to claim 1, wherein each of the Ge layers has a thickness of about 10 Å (paragraph 0050 teaches Ge layers with thickness of 0.9 nm = 9 Å, which is about 10 Å).

Regarding claim 3, Werner et al. teaches the method according to claim 1, and further teaches the step of depositing a Si layer (**24** in Fig. 3; paragraph 0053) on the combined SiGe layer (**14** in Fig. 3), wherein the combined SiGe layer is further characterized as a relaxed SiGe layer, and said Si layer is a strained Si layer (paragraph 0025 of the instant specification discloses that in a digital alloy multilayer of

Art Unit: 2813

Si and Ge, such as the one taught by Werner et al., the individual Si and Ge layers will have stress due to the lattice mismatch with the layer below, but the combined layer has effectively zero stress, and a Si layer grown on top of the combined layer will be strained).

Regarding claim 8, Werner et al. teaches a method of fabricating a semiconductor device, comprising the steps of:

forming a layer of a digital alloy of SiGe on a substrate (**14** in Fig. 3); and

forming a Si layer (**24** in Fig. 3) on the digital alloy of SiGe, wherein the digital alloy of SiGe has a thermal conductivity greater than that of a random alloy of Si and Ge (paragraph 0049; paragraph 0022 of the instant specification discloses that a superlattice of alternating Si and Ge layers, wherein each layer contains only one element, such as the one taught in Werner et al., has a thermal conductivity greater than that of a random allow of Si and Ge).

Regarding claim 9, Werner et al. teaches a method according to claim 8, wherein the digital alloy layer is characterized as a relaxed SiGe layer, and said Si layer is a strained Si layer (paragraph 0025 of the instant specification discloses that in a digital alloy multilayer of Si and Ge, such as the one taught by Werner et al., the individual Si and Ge layers will have stress due to the lattice mismatch with the layer below, but the combined layer has effectively zero stress, and a Si layer grown on top of the combined layer will be strained).

Regarding claim 10, Werner et al. teaches the method according to claim 8, wherein the digital alloy layer includes a plurality of alternating sublayers of Si and Ge (paragraph 0049; **14** in Fig. 3).

Regarding claim 11, Werner et al. teaches the method according to claim 10, wherein the sublayers are formed with thicknesses in accordance with a desired composition ratio of the digital alloy of SiGe (paragraphs 0015 and 0018).

Regarding claim 13, Werner et al. teaches a semiconductor device comprising a layer of a digital alloy of SiGe on a substrate (**14** in Fig. 3); and a Si layer on the digital alloy of SiGe (**24** in Fig. 3), wherein the digital alloy of SiGe has a thermal conductivity greater than that of a random alloy of Si and Ge (paragraph 0022 of the instant specification discloses that a superlattice of alternating Si and Ge layers, wherein each layer contains only one element, like the one taught in Werner et al., has a thermal conductivity greater than that of a random allow of Si and Ge).

Regarding claim 14, Werner et al. teaches a device according to claim 13, wherein the digital alloy layer is characterized as a relaxed SiGe layer, and said Si layer is a strained Si layer (paragraph 0025 of the instant specification discloses that in a digital alloy multilayer of Si and Ge, such as the one taught by Werner et al., the individual Si and Ge layers will have stress due to the lattice mismatch with the layer below, but the combined layer has effectively zero stress, and a Si layer grown on top of the combined layer will be strained).

Regarding claim 15, Werner et al. teaches the device according to claim 13, wherein the digital layer includes a plurality of alternating sublayers of Si and Ge (paragraph 0049; 14 in Fig. 3).

Regarding claim 16, Werner et al. teaches the device according to claim 15, wherein the sublayers are formed with thicknesses in accordance with a desired composition ratio of the digital alloy of SiGe (paragraphs 0015 and 0018).

Regarding claim 18, Werner et al. teaches the device according to claim 15, wherein each of the Ge layers has a thickness of about 10 Å (paragraph 0050 teaches Ge layers with thickness of 0.9 nm = 9 Å, which is about 10 Å).

Regarding claim 19, Werner et al. teaches the device according to claim 15, wherein a sublayer of Si is disposed on the substrate (24 in Fig. 3; paragraph 0053).

#### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 4, 5, 7, 12, 17, and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Churchill et al. (*Optical etalon effects and electronic structure in silicon-germanium 4 monolayer: 4 monolayer strained layer superlattices*, Semicond. Sci. Technol. **6** (1991) 18-26) in view of Fukuda et al. (U.S. 2004/0004271).

Regarding claims 7, 12, and 17, Churchill et al. teaches the method according to claims 1 and 10 and the device according to claim 15 (note 35 U.S.C. 102(b) rejection

above), but does not teach that at least one of the first layer and the second layer, or that each of the sublayers, consists essentially of a single isotope.

However, Fukuda et al. teaches that the thermal conductivity of Si or Ge crystals increases when the crystals consist essentially of a single isotope of Si or Ge (paragraphs 0101-0113).

Therefore, at the time of the invention, it would have been obvious to one of ordinary skill in the art to use the method as taught by Churchill et al., and taught by claims 1 and 12, or to create the device as taught by Churchill et al., and taught by claim 15, and further form at least one of the first layer and the second layer, or each of the sublayers, so that they consist essentially of a single isotope. The motivation for doing so at the time of the invention would have been to increase the thermal conductivity of the layers, as expressly taught by Fukuda et al.

Regarding claims 4 and 20, Churchill et al. teaches the method according to claim 1 and the device according to claim 13 (note 35 U.S.C. 103(b) rejection above), but does not teach that the substrate comprises a silicon-on-insulator (SOI) structure.

Fukuda et al. teaches forming a semiconductor device on a silicon-on-insulator substrate. The SOI substrate decreases a load capacitance of a MOSFET formed on the substrate (paragraph 0011), which increases the speed of the MOSFET (paragraph 0010).

Therefore, at the time of the invention, it would have been obvious to one of ordinary skill in the art to use the method and device taught by Churchill et al., and also taught by claims 1 and 13, and modify them by incorporating a silicon-on-insulator

substrate. The motivation for doing so at the time of the invention would have been to decrease a load capacitance of a MOSFET formed on the completed substrate, which will increase the operational speed of the MOSFET, as expressly taught by Fukuda et al.

Regarding claim 5, Churchill et al. teaches a method according to claim 1 (note 35 U.S.C. 102(b) rejection above), but does not teach that the substrate comprises a SiGe-on-insulator (SGOI) structure.

Fukuda et al. teaches that using a SGOI substrate increases electron mobility, and further increases device speed (paragraph 0023).

Therefore, at the time of the invention, it would have been obvious to one of ordinary skill in the art to combine the teachings of Churchill et al. and Fukuda et al. by incorporating the SGOI structure into the substrate taught by Churchill et al, and also taught by claim 1. The motivation for doing so at the time of the invention would have been to further increase the operational speed of devices formed on the substrate, as expressly taught by Fukuda et al.

### ***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Heather A. Doty, whose telephone number is 571-272-8429. The examiner can normally be reached on M-F, 8:30 - 5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Carl Whitehead, Jr., can be reached at 571-272-1702. The fax phone

Art Unit: 2813

number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

had



Laura M. Schillinger  
PRIMARY EXAMINER